Design Exploration of AES Accelerators on FPGAs and GPUs