Sfoglia per Autore

opzioni
Mostrati risultati da 1 a 20 di 124
Titolo Data di pubblicazione Autore(i) File
Parameterised System Design Based on Genetic Algorithms 1-gen-2001 Ascia, G; Catania, V.; Palesi, Maurizio
A Novel Approach to Design Space Exploration of Parameterized SOCs 1-gen-2001 Ascia, G; Catania, V.; Palesi, Maurizio
An Instruction-Level Power Analysis Model with Data Dependency 1-gen-2001 Ascia, G.; Catania, V; Palesi, Maurizio; Sarta, D.
An evolutionary approach for Pareto-optimal configurations in SOC platforms 1-gen-2002 Ascia, G; Catania, V.; Palesi, Maurizio
Multi-objective design space exploration using genetic algorithms 1-gen-2002 Palesi, Maurizio; Givargis, T.
A Framework for Design Space Exploration of Parameterized VLSI Systems 1-gen-2002 Ascia, G; Catania, V.; Palesi, Maurizio
Design Space Exploration Methodologies for IP-based System-on-a-chip 1-gen-2002 Ascia, G; Catania, V.; Palesi, Maurizio
Tuning methodologies for parameterized systems design 1-gen-2002 Ascia, G; Catania, V.; Palesi, Maurizio
Tuning methodologies for parameterized systems design 1-gen-2002 Ascia, G; Catania, V.; Palesi, Maurizio
A genetic approach to bus encoding 1-gen-2003 Ascia, G; Catania, V.; Palesi, Maurizio; Parlato, A.
An evolutionary Approach for reducing the energy in address buses 1-gen-2003 Ascia, G; Catania, V.; Palesi, Maurizio; Parlato, A.
An evolutionary approach for reducing the switching activity in address buses 1-gen-2003 Ascia, G; Catania, V.; Palesi, Maurizio; Parlato, A.
A genetic bus encoding technique for power optimization of embedded systems 1-gen-2003 Ascia, G; Catania, V.; Palesi, Maurizio
EPIC-Explorer: A parameterized VLIW-based platform framework for design space exploration 1-gen-2003 Ascia, G; Catania, V.; Palesi, Maurizio; Patti, D.
Multi-Objective Optimization of a Parameterized VLIW Architecture 1-gen-2004 Ascia, G; Catania, V.; Palesi, Maurizio; Patti, D.
Multi-objective mapping for mesh-based NoC architectures 1-gen-2004 Ascia, G; Catania, V.; Palesi, Maurizio
A GA Based Design Space Exploration Framework for Parameterized System-on-a-Chip Platforms 1-gen-2004 Ascia, G; Catania, V.; Palesi, Maurizio
Multiobjective Genetic Approach for System-Level Exploration in Parameterized Systems-on-a-Chip 1-gen-2005 Ascia, G; Catania, V.; Palesi, Maurizio
Power/Energy Perspective on Hyperblock Formation 1-gen-2005 Ascia, G; Catania, V; Palesi, Maurizio; Patti, D.
Exploring Design Space of VLIW Architectures 1-gen-2005 Ascia, G; Catania, V.; Palesi, Maurizio; Patti, D.
Mostrati risultati da 1 a 20 di 124
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile